

# SPICE Device Model SUM110N03-04P Vishay Siliconix

## N-Channel 30-V (D-S) 175°C MOSFET

### **CHARACTERISTICS**

- N-Channel Vertical DMOS
- Macro Model (Subcircuit Model)
- Level 3 MOS


- Apply for both Linear and Switching Application
- Accurate over the -55 to 125°C Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics

### **DESCRIPTION**

The attached spice model describes the typical electrical characteristics of the n-channel vertical DMOS. The subcircuit model is extracted and optimized over the -55 to  $125^{\circ}$ C temperature ranges under the pulsed 0 to 10V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched  $C_{\rm gd}$  model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device

### SUBCIRCUIT MODEL SCHEMATIC



This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.

Document Number: 72423 www.vishay.com 09-Jun-04 1

# **SPICE Device Model SUM110N03-04P**

# Vishay Siliconix



SPECIFICATIONS (T <sub>J</sub> = 25°C UNLESS OTHERWISE NOTED)					
Parameter	Symbol	Test Conditions	Simulated Data	Measured Data	Unit
Static					
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	1.8		V
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	$V_{DS} = 5 \text{ V}, V_{GS} = 10 \text{ V}$	1375		Α
Drain-Source On-State Resistance <sup>a</sup>	r <sub>DS(on)</sub>	$V_{GS}$ = 10 $V$ , $I_D$ = 20 $A$	0.0033	0.0033	Ω
		$V_{GS}$ = 10 V, $I_{D}$ = 20 A, $T_{J}$ = 125°C	0.0049		
		$V_{GS}$ = 10 V, $I_{D}$ = 20 A, $T_{J}$ = 175°C	0.0058		
		V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 20 A	0.0052	0.0052	
Forward Transconductance <sup>a</sup>	g <sub>fs</sub>	$V_{DS} = 15 \text{ V}, I_{D} = 20 \text{ A}$	70		S
Forward Voltage <sup>a</sup>	$V_{SD}$	I <sub>S</sub> = 100 A, V <sub>GS</sub> = 0 V	0.92	1.2	V
Dynamic <sup>b</sup>					
Input Capacitance	C <sub>iss</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 25 V, f = 1 MHz	5194	5100	Pf
Output Capacitance	Coss		780	860	
Reverse Transfer Capacitance	C <sub>rss</sub>		292	430	
Total Gate Charge <sup>c</sup>	$Q_g$	$V_{DS}$ = 15 V, $V_{GS}$ = 4.5 V, $I_{D}$ = 50 A	43	40	NC
Gate-Source Charge <sup>c</sup>	$Q_{gs}$		18	18	
Gate-Drain Charge <sup>c</sup>	$Q_{gd}$		16	16	
Turn-On Delay Time <sup>c</sup>	t <sub>d(on)</sub>	$V_{DD} = 15 \text{ V}, \text{ R}_L = 0.30 \ \Omega$ $I_D \cong 50 \text{ A}, \text{ V}_{GEN} = 10 \text{ V}, \text{ R}_G = 2.5 \ \Omega$	13	12	- Ns
Rise Time <sup>c</sup>	t <sub>r</sub>		15	12	
Turn-Off Delay Time <sup>c</sup>	t <sub>d(off)</sub>		31	40	
Fall Time <sup>c</sup>	t <sub>f</sub>		31	10	


www.vishay.com Document Number: 72423


a. Pulse test; pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2%. b. Guaranteed by design, not subject to production testing. c. Independent of operating temperature.





# SPICE Device Model SUM110N03-04P Vishay Siliconix


## COMPARISON OF MODEL WITH MEASURED DATA (TJ=25°C UNLESS OTHERWISE NOTED)














Note: Dots and squares represent measured data